Buffered Coscheduled (BCS) MPI
A Lightweight Deterministic Implementation of MPI

Motivation

The development of parallel MPI programs for large-scale parallel machines is still a very time- and resource-consuming task. MPI programs are very difficult to develop, debug and maintain mainly due to their non-deterministic nature. These programs must produce the same results for the same inputs. However, the steps towards the solution are not necessarily taken in the same order since their messages may be exchanged in different sequences between executions.

BCS-MPI is a lightweight MPI implementation that represents a trade-off between simplicity and performance. It constitutes a new approach in facing the complexity of MPI code development for large-scale parallel machines. BCS-MPI allows the developer to control the level of non-determinism in a parallel application, for example, by sending all messages in the same order.

BCS-MPI has been successfully validated with several applications that represent the ASCI workload.

Goals

- Target: large-scale parallel machines
- Simplify the design of the communication library and its implementation
- Minimize/eliminate non-determinism during the execution of MPI programs
- Automatic functional and performance debugging of MPI programs
- Minimal performance penalty

Current Status

- NIC-based implementation on state-of-the-art hardware (low level of intrusion)
- Integrated Monitoring and Debugging System which provides different levels of non-determinism
- Most existing scientific codes run efficiently with BCS-MPI (based on MPICH)
- Checkpointing
- Fault Tolerance

Future Work

- Improved Functional Debugging
- Job Prioritization
- yKernel Implementation
- Improved Scheduling System
- Checkpointing

Performance Evaluation

Cluster Configuration
- 32 Dell 1550 compute nodes
- Dell 2550 management node
- 128-port Quadrics switch

Compute Node Configuration
- two 1GHz Pentium-III processors
- 1GB of ECC RAM
- 2 independent 66MHz/64-bit PCI busses
- Quadrics QM-400 Elan3 NIC
- 100Mbit Ethernet NIC

Software Configuration
- Red Hat Linux 7.3 with Quadrics kernel
- Sweep3D
- SAGE (timing.h,input)
- NAS Parallel Benchmarks 2.4 (Class C)
- All experiments run on 16 PEs

Future Work

- NIC-based OS-bypass implementation.
- Scalability is facilitated by tightly coupling the collective communication operations with the collective primitives provided by the hardware.

Integrated Monitoring and Debugging Mode which provides selectable level of non-determinism (in the strictest mode, the system is able to rerun an arbitrary large parallel program in a completely deterministic way).

Integration as a plugin in a resource management system for parallel jobs.

Design

Intuition: a SIMD communication library runs MIMD MPI programs.

Hierarchical design based on a basic set of communication/synchronization primitives.

Global scheduling of computation, communication and synchronization operations for MPI user code: Global Heartbeat (500us/g time slices).

System activities are organized in microphases within every time slice.

NIC-based OS-bypass implementation.

Scalability is facilitated by tightly coupling the collective communication operations with the collective primitives provided by the hardware.

Integrated Monitoring and Debugging Mode which provides selectable level of non-determinism (in the strictest mode, the system is able to rerun an arbitrary large parallel program in a completely deterministic way).

Integration as a plugin in a resource management system for parallel jobs.

Comparison between BCS-MPI and Quadrics MPI (based on MPICH)

Table of Comparisons

<table>
<thead>
<tr>
<th>Application</th>
<th>BCS-MPI Slowdown</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAGE</td>
<td>5.64%</td>
</tr>
<tr>
<td>IS</td>
<td>10.10%</td>
</tr>
<tr>
<td>EP</td>
<td>1.16%</td>
</tr>
<tr>
<td>MG</td>
<td>4.35%</td>
</tr>
<tr>
<td>CG</td>
<td>2.66%</td>
</tr>
<tr>
<td>LU</td>
<td>4.00%</td>
</tr>
</tbody>
</table>

Figure 1. Blocking Send/Receive Scenario.

Process P1 sends a message to process P2 and P2 receives a message from P1:
1. P1 posts a send descriptor to the NIC and blocks.
2. P2 posts a receive descriptor to the NIC and blocks.
3. The transmission of data from P1 to P2 is scheduled since both processes are ready (all the pending communication operations posted before time slice i are scheduled if possible).
4. The communication is performed (all the scheduled communication operations are performed before the end of time slice i+1).
5. P1 and P2 are restarted at the beginning of time slice i+2.
6. P1 and P2 resume computation.

Note that the delay per blocking primitive is 1.5 time slices on average.

Figure 2. Non-Blocking Send/Receive Scenario.

Process P1 sends a message to process P2 and P2 receives a message from P1:
1. P1 posts a send descriptor to the NIC.
2. P2 posts a receive descriptor to the NIC.
3. The transmission of data from P1 to P2 is scheduled since both processes are ready (all the pending communication operations posted before time slice i are scheduled if possible).
4. The communication is performed (all the scheduled communication operations are performed before the end of time slice i+1).
5. P1 and P2 verify that the communication has been performed and continue their computation.

In this case, the communication is completely overlapped with the computation with no performance penalty.

Figure 3.

Comparison between BCS-MPI and Quadrics MPI (based on MPICH)

Figure 4.

Slowdown BCS-MPI vs. Quadrics MPI

www.c3.lanl.gov